| Login | | Don't have an account yet? You can create one. As a registered user you have some advantages like theme manager, comments configuration and post comments with your name. | |
| Who's Online | There are currently, 40 guest(s) and 0 member(s) that are online.
You are Anonymous user. You can register for free by clicking here | |
 | |
Category: Main/Reference/Books
Sort Links by: Title (A\D) Date (A\D) Rating (A\D) Popularity (A\D) Sites currently sorted by: Title (A to Z)
A Pragmatic Approach to VMM Adoption Description: A companion book to the Verification Methodology Manual (VMM) for SystemVerilog. Presents by example the practical application of the VMM methodology using SystemVerilog.Demonstrates features and techniques that support transactions, generators, command transactors (such as bus functional models), logging of messages, and the verification environment. Provides applications of OOP design patterns such as factories and callbacks. Addresses advanced topics that relate to different applications and verification, including the synchronization of events through the notification services, channel broadcast, channel scheduling, and the role of coverage. Added on: 30-Jul-2006 Hits: 829 Rate this Site
Assertion-Based Design, Second Edition Description: Text focuses on assertion-based design, showing how to specify assertions, create and adopt a methodology that supports assertion-based design, and what to do with the assertions and methodology once you have them. Discusses multiple forms of assertion specification, such as Accellera Open Verification Library (OVL). Added on: 26-Aug-2004 Hits: 2437 Rate this Site
Co-Verification of Hardware and Software for ARM SoC Design Description: The first book written on HW/SW co-verification. The book
provides unique, in depth information about how co-verification really works, how to be successful using it, and the pitfalls to avoid. The book also contains an added bonus: it covers important information about developing and verifying SoC designs using ARM microprocessor cores. Added on: 27-Aug-2004 Hits: 1806 Rate this Site
Design Verification with e Description: Written for both experienced and new users, Design Verification with e gives you a broad coverage of e. It stresses the practical verification perspective of e rather than emphasizing only its language aspects. Added on: 27-Jan-2004 Hits: 2720 Rate this Site
Digital Systems Testing & Testable Design Description: Considered a definitive text in this area, the book includes in-depth discussions of the following topics:
Test generation,
Fault modeling for classic and new technologies,
Simulation,
Fault simulation,
Design for testability,
Built-in self-test Diagnosis
Added on: 14-Dec-2003 Hits: 1893 Rate this Site
Functional Verification Coverage Measurement and Analysis Description: by Andrew Piziali
Addresses means of quantitatively assess the progress of functional verification. Added on: 09-Jun-2004 Hits: 2090 Rate this Site
Introduction to Formal Hardware Verification Description: Presents an almost complete overview of techniques for hardware verification. Covers all approaches used in existing tools; binary and word-level decision diagrams, symbolic methods for equivalence checking, and temporal logic model checking, and introduces the use of higher-order logic theorem proving for verifying circuit correctness. Added on: 20-Dec-2003 Hits: 1929 Rate this Site
Model Checking Description: Provides a comprehensive presentation of the theory and practice of model checking. Includes basic as well as state-of-the-art techniques, algorithms, and tools Added on: 14-Dec-2003 Hits: 1800 Rate this Site
Principles of Functional Verification Description: Guide to understanding and managing the verification process to reach goals of predictable flow, efficient use of resources, and a successful project outcome. Includes an assessment of the time and risk trade-offs inherent in any verification process, how to plan and manage the verification portion of projects, and more. Added on: 13-Feb-2004 Hits: 2361 Rate this Site
Principles of Verifiable RTL Design Description: Explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. Reduces the labor costs of coverage and formal model checking by facilitating communication between the design engineer and the verification engineer. Added on: 14-Dec-2003 Hits: 2181 Rate this Site
Select Page: 1 2 3 [ Next Page >> ] |
|
|
| | |