Verification Guild
A Community of Verification Professionals

 Create an AccountHome | Calendar | Downloads | FAQ | Links | Site Admin | Your Account  

Login
Nickname

Password

Security Code: Security Code
Type Security Code
BACKWARD

Don't have an account yet? You can create one. As a registered user you have some advantages like theme manager, comments configuration and post comments with your name.

Modules
· Home
· Downloads
· FAQ
· Feedback
· Recommend Us
· Web Links
· Your Account

Advertising

Who's Online
There are currently, 27 guest(s) and 0 member(s) that are online.

You are Anonymous user. You can register for free by clicking here

  
Verification Guild: Forums

 Forum FAQForum FAQ   SearchSearch   UsergroupsUsergroups   ProfileProfile  ProfileDigest    Log inLog in 

hierarchical expression in clocking block

 
Post new topic   Reply to topic    Verification Guild Forum Index -> Main
View previous topic :: View next topic  
Author Message
edalearner
Senior
Senior


Joined: Apr 02, 2007
Posts: 75
Location: Shanghai, China

PostPosted: Fri Dec 09, 2011 3:58 am    Post subject: hierarchical expression in clocking block Reply with quote

Hi forum,

Just wondering why I can't write
Code:

interface foobar_if ( input clk, inout foobar );
    clocking cb @ ( posedge clk );
        input foobar_n = ~ foobar;
    endclocking
endinterface


The P1800 section 14.5 says that

Quote:

In a clocking block, any expression assigned to a signal in its declaration shall be an expression that would
be legal in a port connection to a port of appropriate direction. Any expression assigned to a signal in a
clocking input or inout declaration shall be an expression that would be legal for connection to a module’s
input port. Any expression assigned to a signal in a clocking output or inout declaration shall be an
expression that would be legal for connection to a module’s output port.


Thanks,
Robert
Back to top
View user's profile
dave_59
Senior
Senior


Joined: Jun 22, 2004
Posts: 974
Location: Fremont, CA

PostPosted: Fri Dec 09, 2011 1:29 pm    Post subject: Reply with quote

There seems to be some conflicting statements in the LRM. The BNF allows any expression, but the text of the LRM only allows an identifier. See http://www.eda.org/sv-ec/hm/8312.html.
Back to top
View user's profile Send e-mail Visit poster's website
shalom
Senior
Senior


Joined: Jan 06, 2004
Posts: 110
Location: Jerusalem, Israel

PostPosted: Mon Dec 12, 2011 3:05 am    Post subject: Reply with quote

The change from 'hierarchical_identifier' to 'expression' in the BNF was deliberately made, as described in Mantis 595 (http://www.eda-stds.org/mantis/view.php?id=595). It is clear that no one noticed the text referring to hierarchical_identifier, which also should have been updated.

Regards,
Shalom
_________________
Shalom Bresticker
Senior CAD Engineer, Intel
Jerusalem, Israel
http://il.linkedin.com/in/shalombresticker
Back to top
View user's profile Send e-mail Visit poster's website
Display posts from previous:   
Post new topic   Reply to topic    Verification Guild Forum Index -> Main All times are GMT - 5 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
Verification Guild © 2006 Janick Bergeron
Web site engine's code is Copyright © 2003 by PHP-Nuke. All Rights Reserved. PHP-Nuke is Free Software released under the GNU/GPL license.
Page Generation: 0.552 Seconds