Verification Guild
A Community of Verification Professionals

 Create an AccountHome | Calendar | Downloads | FAQ | Links | Site Admin | Your Account  

Login
Nickname

Password

Security Code: Security Code
Type Security Code
BACKWARD

Don't have an account yet? You can create one. As a registered user you have some advantages like theme manager, comments configuration and post comments with your name.

Modules
· Home
· Downloads
· FAQ
· Feedback
· Recommend Us
· Web Links
· Your Account

Advertising

Who's Online
There are currently, 83 guest(s) and 0 member(s) that are online.

You are Anonymous user. You can register for free by clicking here

  
Verification Guild: Forums

 Forum FAQForum FAQ   SearchSearch   UsergroupsUsergroups   ProfileProfile  ProfileDigest    Log inLog in 

DvCon2010 paper code update

 
Post new topic   Reply to topic    Verification Guild Forum Index -> Main
View previous topic :: View next topic  
Author Message
vhdlcohen
Industry Expert
Industry Expert


Joined: Jan 05, 2004
Posts: 1161
Location: Los Angeles, CA

PostPosted: Wed Jun 02, 2010 11:57 am    Post subject: DvCon2010 paper code update Reply with quote

I updated the checker code for my DvCon2010 on using checkers for a cache controller design. There are two models, one with the IEEE 1800-2009 checker and one using assertions within the module, without the checker (see http://systemverilog.us/DvCon2010/ ).

The error I corrected is the type of the formal argument clk. It should be event instead of logic. Per IEEE 1800-2009
Quote:
... each formal argument shall be assigned the sampled value of its actual argument during the Preponed region of each time step, with the following exceptions:
... Arguments that cannot be sampled, such as events, sequences, and properties, are treated similarly to such arguments for sequences and properties: they are substituted directly for the formal argument when it is used in statements or expressions within the checker.

When typing "clk" as "logic", that argument gets sampled. This is not what is needed. Apologies for the mistake.
_________________
Ben Cohen http://www.systemverilog.us/
* SystemVerilog Assertions Handbook, 2nd Edition, 2010
* A Pragmatic Approach to VMM Adoption
* Using PSL/SUGAR ... 2nd Edition
* Real Chip Design and Verification
* Cmpt Design by Example
* VHDL books
Back to top
View user's profile Send e-mail Visit poster's website
Display posts from previous:   
Post new topic   Reply to topic    Verification Guild Forum Index -> Main All times are GMT - 5 Hours
Page 1 of 1

 
Jump to:  
You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum
Verification Guild © 2006 Janick Bergeron
Web site engine's code is Copyright © 2003 by PHP-Nuke. All Rights Reserved. PHP-Nuke is Free Software released under the GNU/GPL license.
Page Generation: 0.335 Seconds